software for numerical evaluation of logic circuit reliability under the influence of single event upset (SET)

software for increasing the reliability of logic circuits by changing the structure of combination sections at the gate-level verilog netlist